

# COMPAL CONFIDENTIAL

MODEL NAME : Loki15/17

PCB NO : DA8001BS000

BOM P/N : 431A7Y31L01

# KBL-U+MEC1416 board 2017-07-28

REV : 1.0 (A00)

@ : Un-pop Component  
 UMA@/DIS@ : UMA & DIS Type  
 U22@/U42@ : KBL U/KBL U-R  
 SKL@/KBL@:SKL/KBL  
 EC@ : EC  
 JP@/PJP@ : JUMP

EMI@/ESD@/RF@ : EMI, ESD and RF Component  
 @EMI@/@ESD@/@RF@ : EMI, ESD and RF Un-POP Component  
 TYPEC@EMI@/TYPEC@ESD@/TYPEC@RF@:EMI, ESD ,RFTYPEC Component  
 MAD@RF@:RF MAD Component  
 LOKI@EMI@/LOKI@ESD@:EMI/ESD LOKI Component  
 CMC@ : XDP Component  
 CONN@ : Connector Component  
 TP\_WAKE@/NTP\_WAKE@ : TouchPad wake  
 KBL@ : KB Backlight  
 TPM@/FTPM@ : HW TPM/SW TPM  
 MMC@ : eMMC  
 FFS@ : Free Fall Sensor  
 TYPEC@/LOKI@TYPEC@ : typeC  
 DSX@ : Deep sleep  
 GEN8@/GEN9@:RTC GEN8/9  
 ODD@:ODD Component  
 FP@:Finger Printer

M2\_50@ : GPU R17M\_2\_50  
 2G@/2G\_H@/2G\_S@/2G\_M@ : VRAM type  
 4G@/4G\_H@/4G\_S@/4G\_M@ : VRAM type

<b>PCB R1</b>	<b>PCB R3</b>
ZZZ  <b>DA8001BS000</b> PCB@ PCB 21C LA-F115P REV0 M/B 3	ZZZ  <b>DAZ21C00101</b> PCB_R3@ PCB CAL50 LA-F115P LS-F111P GOLD A31 !
<b>KBL R1</b>	<b>KBL R3</b>
UC1  <b>SA0000AWC0L</b> I7KBLR_1.8G_QS@ S IC A31 FJ8067703281816 QNBF Y0 1.8G	UC1  <b>SA0000AWC2L</b> I7KBLR_R3@ S IC FJ8067703281816 SR3LC Y0 1.8G A31!
UC1  <b>SA0000A370L</b> I5KBLU_2.5G_R1@ S IC FJ8067702739739 SR2ZU H0 2.5G A31!	UC1  <b>SA0000AWB3L</b> I5KBLR_R3@ S IC FJ8067703282221 SR3LB Y0 1.6G A31!
UC1  <b>SA0000AWB1L</b> I5KBLR_1.6G_QS@ S IC A31 FJ8067703282221 QNEG Y0 1.6G	UC1  <b>SA0000B2Y1L</b> I3KBLU_R3@ S IC FJ8067702739765 SR3JY H0 2.7G A31!
UC1  <b>SA0000AQZ0L</b> I7KBLR_1.8G_ES@ S IC A31 FJ8067703281813 QN5C Y0 1.8G	UC1  <b>SA0000ADV3L</b> KBLU_Pentium_R3@ S IC FJ8067702739932 SR348 H0 2.3G A31!
UC1  <b>SA0000A344L</b> I7KBLU_2.7G@ S IC FJ8067702739740 SR2ZV H0 2.7G A31!	UC1  <b>SA0000ADL3L</b> KBLU_Celeron_R3@ S IC FJ8067702739933 SR349 H0 1.8G A31!
UC1  <b>SA0000ACL0L</b> I3SKL_2.0G_SMB0@ S IC FJ8066201931106 SR2UW D1 2G A31!	UC1  <b>SA0000ACL1L</b> I3SKL_SMB0_R3@ S IC FJ8066201931106 SR2UW D1 2G A31!


Layout Dell logo




COPYRIGHT 2014  
 ALL RIGHT RESERVED  
 REV: X00  
 PWB: 9HTP8

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
Size	Document Number			Rev	0.1
Date:	Friday, July 28, 2017	Sheet	1	of	65

# Loki/Loki-L Block Diagram



# ----> Loki-L only



## POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	ON	OFF	OFF	OFF
G3	OFF	OFF	OFF	OFF	OFF	OFF	OFF
DS3	LOW	HIGH	HIGH	ON	ON	OFF	OFF

USB 2.0	DESTINATION
1	USB2.0 port1
2	USB2.0 port3 , IO/B
3	USB2.0 Port2
4	TypeC
5	Camera
6	Card reader , IO/B
7	BT
8	Touch screen
9	Finger printer
10	WWAN , IO/B

USB3.0	PCIE	SATA	DESTINATION
USB3.0-1			USB3.0 port1
USB3.0-2			WWAN , IO/B
USB3.0-3			USB3.0 port2
USB3.0-4			TypeC
USB3.0-5	PCIE-1		GPU
USB3.0-6	PCIE-2		GPU
	PCIE-3		GPU
	PCIE-4		GPU
	PCIE-5		10/100 LAN
	PCIE-6		WLAN
	PCIE-7	SATA-0	SATA HDD
	PCIE-8	SATA-1	SATA ODD
	PCIE-9		NVME SSD
	PCIE-10		NVME SSD
	PCIE-11	SATA-1*	NVME SSD
	PCIE-12	SATA-2	NVME SSD

## Voltage Rails


Power Plane	Description	S0	S3	DS3	S4/S5	M3
+SDC_IN	Adapter power supply	N/A	N/A	N/A	N/A	N/A
+17.4V_BATT++	Battery power supply	N/A	N/A	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit	N/A	N/A	N/A	N/A	N/A
+VCC_CORE	Core voltage for CPU	ON	OFF	OFF	OFF	OFF
+VCC_GT	Sliced graphics power rail	ON	OFF	OFF	OFF	OFF
+0.6V_DDR_VTT	DDR +0.6VS power rail for DDR terminator	ON	OFF	OFF	OFF	OFF
+1.0V_PRIM	System +1.0V power rail	ON	ON	OFF	ON*	ON
+1.0VS_VCCIO	+1.0VS IO power rail	ON	OFF	OFF	OFF	OFF
+1.0V_MPHYPLL	+1.0V power for PCH MODPHY rails	ON/OFF	ON/OFF	OFF	ON/OFF	ON
+0.95VSDGPU	+0.9VS power rail for GPU	ON	OFF	OFF	OFF	ON
+1.35V_MEM_GFX	+1.35VS power rail for GPU	ON	OFF	OFF	OFF	ON
+1.2V_DDR	DDR4/L-RS +1.2V power rail	ON	ON	ON	OFF	ON
+2.5V_MEM	DDR4/L-RS +2.5V power rail	ON	ON	ON	OFF	ON
+1.8V_PRIM	System +1.8V power rail	ON	ON	OFF	ON*	ON
+1.8VS	System +1.8VS power rail	ON	OFF	OFF	OFF	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON	ON*	ON
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON	ON	ON
+3.3V_ALW_DSW	+3VALW power for PCH DSW rails	ON	ON	ON	ON*	ON
+3VALW_PCH	+3VALW power for PCH suspend rails	ON	ON	OFF	ON*	ON
+3VS	System +3VS power rail	ON	OFF	OFF	OFF	ON
+3VGS	+3VS power rail for GPU	ON	OFF	OFF	OFF	ON
+1.8VGS	+1.8VS power rail for GPU	ON	OFF	OFF	OFF	ON
+5VALW	System +5VALW power rail	ON	ON	ON	ON*	ON
+5VS	System +5VS power rail	ON	OFF	OFF	OFF	ON
+RTC_CELL	RTC power	ON	ON	ON	ON	ON
+VCC_SA	System Agent power rail	ON	OFF	OFF	OFF	ON

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF


## Board ID & Model ID table

Item	Pull-down	Pull-up	Voltage	Board ID/Model ID
1	100	10.0	3.000	EVT
2	100	13.7	2.902	
3	100	17.8	2.801	DVT1
4	100	22.1	2.703	
5	100	27.0	2.598	DVT2
6	100	32.4	2.492	
7	100	37.4	2.402	
8	100	49.9	2.201	Pilot
9	100	57.6	2.094	
10	100	64.9	2.001	
11	100	73.2	1.905	
12	100	82.5	1.808	
13	100	93.1	1.709	
14	100	107.0	1.594	
15	100	120.0	1.500	
16	100	137.0	1.392	
17	100	154.0	1.299	
18	100	200.0	1.100	
19	100	232.0	0.994	


## High Speed I/O (HSIO) Lane Multiplexing in KBL U PCH-LP



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Index and Configuration
Size	Document Number	Rev		
	LA-F115P	0.1		
Date:	Friday, July 28, 2017	Sheet	3	of 65



<https://shop62935598.taobao.com>






Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2016/12/01	Disciplined Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED FROM THE ELECTRONIC SOURCE OR BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY UNAUTHORIZED REPRODUCTION OR USE OF THIS SHEET MAY BE SUBJECT TO LEGAL ACTION.				
Doc No.	LA-F115P	Rev	01	01
Date	2016/07/28/2017	Drawn	S	BY



# Main Func = CPU


## DDR4 Interleaved Memory





Security Classification	Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				MCP(2/14)DDR4 Document Number <b>LA-F15P</b> Date: Friday, July 28, 2017
Date: Friday, July 28, 2017				Sheet 7 of 65

# Main Func = CPU

SPI\_MOSI= SPI\_I00  
 SPI\_MISO= SPI\_I01  
 PCH\_EDS R0.7 p.235~236






<14> XDP\_SPI\_SI >> RC40 1 CMC@ 2 1K 0402 1% PCH\_SPI\_D0  
 <14> XDP\_SPI\_IO2 >> RC41 1 CMC@ 2 1K 0402 1% PCH\_SPI\_D2  
 RC40/41 place to within 1100 mil of SPI0\_MOSI/SPI0\_IO2 pin for XDP.



RC178,RC179,RC180 place close to UC1

128Mb Flash ROM  
 UC3 place close to UX1


- RC176 TPM@ 33\_0402\_5% SD028330A80
- RC177 TPM@ 33\_0402\_5% SD028330A80
- RC178 TPM@ 33\_0402\_5% SD028330A80
- RC179 TPM@ 33\_0402\_5% SD028330A80
- RC180 TPM@ 33\_0402\_5% SD028330A80





Security Classification		Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	MCP(3/14)SPI,SMB,LPC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev		Date	
	LA-F115P	0.1		Friday, July 28, 2017	
Sheet 8			of 65		



# Main Func = CPU










HIGH	1 DIMM
LOW	2 DIMM



HIGH	No REBOOT
LOW(DEFAULT)	REBOOT ENABLE

Weak IPD





CPU ID (PCBA VRAM Size Config.)	BOARD_ID2 (GPP_C11)	BOARD_ID1 (GPP_C12)
KBL-U	1	1
KBL-R	1	0
Reserved	0	1
SKL-U	0	0

- RC55 KBLR@ 10K\_0402\_5% SD028100280
- RC58 KBLR@ 10K\_0402\_5% SD028100280

VRAM ID (PCBA VRAM Size Config.)	VBIOS_ID2 (GPP_D14)	VBIOS_ID1 (GPP_B17)
2G GDDR5	0	0
4G GDDR5	0	1
Reserved	1	0
Reserved	1	1


- RC62 4G\_G5@ 10K\_0402\_5% SD028100280
- RC59 4G\_G5@ 10K\_0402\_5% SD028100280

# Main Func = CPU






GPIO	Device Control
USB_OC0#	USB Port 1
USB_OC1#	WWAN
USB_OC2#	USB Port 4 (Type-C)
USB_OC3#	NA





# Main Func = CPU



## PCH\_PLTRST#






## RSMRST circuit




**JCMOS1 Always Open & Not Solder**

JCMOS1 must take care short & touch risk on layout placement



Security Classification	Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-F115P
				Rev 0.1
				Date: Friday, July 28, 2017
				Sheet 11 of 65


# Main Func = CPU



**CAD Note:**  
Min trace width=4 mils, spacing of adjacent high speed IO=12 mils

**ME\_FWP**

- LOW = ENABLE -->ME lock, can't update ME
- HIGH = DISABLE -->ME un-lock, can update ME



**TOP SWAP STRAP**




HIGH	ENABLE
LOW(DEFAULT)	DISABLE

**Flash Descriptor Security override**

HIGH	DISABLE
LOW(DEFAULT)	ENABLE

<b>Security Classification</b>	Compal Secret Data		<b>Title</b>	Compal Electronics, Inc.	
<b>Issued Date</b>	2016/12/01	<b>Deciphered Date</b>	2017/12/01	<b>MCP(7/14)MISC,JTAG,HDA,SDIO</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>Document Number</b>	<b>Rev</b>
				LA-F115P	0.1
				<b>Date:</b> Friday, July 28, 2017	<b>Sheet</b> 12 of 65




**Main Func = CPU**






From WW48 MOW  
Stuff 100k(RC138) for Cannonlake  
Un-stuff 100k(RC138) for Skylake

Security Classification	Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-F115P
				Rev 0.1
				Date: Friday, July 28, 2017
				Sheet 13 of 65

### Connector Less Routing Topology



### PRIMARY CMC CONN




Security Classification	Compal Secret Data			Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-F115P	0.1
Date:	Friday, July 28, 2017	Sheet	14	of	65

**Main Func = CPU**


PSC(Primary side cap) : Place as close to the package as possible  
 BSC(Backside cap) : Place on secondary side, underneath the package

Component placement order:  
 Package edge > 0402 caps > 0805 caps > Bulk caps > Power source

**+VCC\_CORE: 0.3~1.35V**  
**+VCC\_CORE(U22): 32A(MAX)**  
**+VCC\_CORE(U42): 64A(MAX)**



VCCOPC, VCCOPC\_1P8, VCCEPIO for SKYLAKE-U 2+3e (w/ on package cache)




Security Classification	Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-F115P
				Rev 0.1
				Date: Friday, July 28, 2017
				Sheet 15 of 65

**Main Func = CPU**

+VCCGT: 0.3~1.35V  
+VCCGTX : 0.3~1.35V

+VCC\_GT(U22): 31A(MAX)  
+VCC\_GT(U42): 28A(MAX)




SOC PIN K52 AND AK52 SHOULD BE LEFT UNCONNECTED FOR KBL R U42 DESIGNS

Security Classification	Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-F115P
Date: Friday, July 28, 2017				Rev 0.1
Sheet 16 of 65				




**Annotation:  
1.35V in DDR3L  
1.2V in LPDDR3 and DDR4**




**+1.0V\_VCCST source**

**Imax : 0.24 A  
JP2  
Always Short**



**+1.0V\_VCCSTG source**


**Imax : 3.4 A + 0.04A**













Security Classification		Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-F15P	0.1
Date: Friday, July 28, 2017				Sheet	17 of 65

**Main Func = CPU**

**+1.0V\_MPHYGT source**




**PCH PWR**



Security Classification	Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				<b>MCP(13/14)PCH PWR</b>
				<b>LA-F115P</b>
Date:	Friday, July 28, 2017	Sheet	18	of 65

# Main Func = CPU



For Pre-ES Parts: Disconnect PCH CORE\_VID[1:0] to the VR and fix PCH VCCPRIM\_CORE voltage at 1.00 V.

- R1: not populated
- R2, R3: populated to set VCCPRIM\_CORE to 1.00V. Consult with VR vendor for appropriate values.
- R4, R5 (feedback resistor): populated if needed. Some VRs only support up to 0.95V natively with VID options. 1.00 V should be created by selecting 0.95V option and using feedback resistors to shift voltage up 50 mV. Consult with VR vendor for appropriate values for proper VR operation while minimizing power consumption

For ES and Later Parts: Connect PCH CORE\_VID[1:0] to the VR.

- R1: populated
- R2, R3: not populated
- R4, R5 (feedback resistors): populated if needed to obtain appropriate voltage per the updated PCH VID encoding table above. Consult with VR vendor for appropriate values

For VRs that only support up to 0.95V natively with VID options, using R4 and R5 to shift the voltage table up 50mV will result in the LPM voltage output being shifted up slightly. If the VR supports LPM voltage, the specified, lowest supportable voltage is 0.70V for optimized power consumption. With R4, R5 configured to shift from 0.95V to 1.00V, the LPM voltage will effectively be shifted from 0.70V to ~0.75V. This will not be a functional issue for the platforms, but will slightly de-optimize power consumption. It is recommended that customers work with their VR vendors to adjust to the new voltage table.



Security Classification	Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>LA-F115P</b> Date: Friday, July 28, 2017
				Rev 0.1
				Sheet 19 of 65




**Main Func = DDR**

Layout Note:  
Place near JDIMM2.258





Layout Note:  
Place near JDIMM2.257,259




Layout Note:  
Place near JDIMM2.255



Layout Note:  
Place near JDIMM2



<-> DDR\_B\_D0[0..83]  
<-> DDR\_B\_MA0[13]  
<-> DDR\_B\_DQS#0[0..7]  
<-> DDR\_B\_DQS#0[7]













All VREF traces should have 10 mil trace width

Security Classification	Compal Secret Data		Title
Issued Date	2016/12/01	Deciphered Date	2017/12/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number <b>LA-F115P</b>
LOTES: ADDR0205-P001A02-D DEREN_40-42261-26001RHF SP07001HWGL			Rev 0.1
Date: Friday, July 28, 2017			Sheet 21 of 66




# Main Func = Audio



CONN Pin	Net name
Pin1	SPK_R+
Pin2	SPK_R-
Pin3	SPK_L+
Pin4	SPK_L-




Main Func = Audio Jack



Universal Jack  
(Global Headset Jack + mic phone in + line in support)

Main Func = Audio Jack





Universal Jack  
(Global Headset Jack + mic phone in + line in support)

Security Classification		Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-F115P	0.1
Date: Friday, July 28, 2017				Sheet	24 of 65







**Main Func = USB3.0 Port1**




**Main Func = USB2.0 Port3 + Card Reader on IO/B**



**USB2.0/Card Reader connector**



**Main Func = USB3.0 Port2**




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-F115P
				Rev 0.1
				Date: Friday, July 28, 2017 Sheet 26 of 65





**Main Func = Power BTN** | **Main Func = PWR LED**


Low actived from KBC GPIO




**Main Func = Battery LED**

BJT  
R1: 47 K  
R2: 10 K

Low actived from KBC GPIO




**Main Func = Unobtrusive Mode**



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title	LED Board/Power Button			
Size	Document Number	LA-F115P		Rev
				0.1
Date:	Friday, July 28, 2017	Sheet	29	of 65




# Main Func = HDD&FFS



CONN	FFC
GND	S1 1
A+	S2 2
A-	S3 3
GND	S4 4
B-	S5 5
B+	S6 6
GND	S7 7
DEVSLP	P3
5V	P7 10
5V	P8 11
5V	P9 12
GND	P10
Device Activity	P11






# Main Func = ODD



CONN	FFC
GND	S1 1
A+	S2 2
A-	S3 3
GND	S4 4
B-	S5 5
B+	S6 6
GND	S7 7
PRSENT	P1 8
5V	P2 9
5V	P3 10
Attention	P4 12
GND	P5

Security Classification	Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD/FFS/ODD Document Number LA-F115P Rev 0.1
Date:	Friday, July 28, 2017	Sheet	31	of 65





**Main Func = WLAN** A Key CONN



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-F115P	0.1
Date: Friday, July 28, 2017				Sheet	32 of 65






# Main Func = HDMI



Security Classification		Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-F115P	Rev 0.1
Date: Friday, July 28, 2017				Sheet 33	of 65

Main Func = WWAN/B & VGA/B



RTL8111G-CGT (71.08111.U03/LDO Mode): 10/100/1000M < 252 mW.  
 RTL8106E-CG (071.08106.0003): 10/100M < 70mW.

Security Classification		Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	IO DB(WWAN/VGA)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Friday, July 28, 2017
				Sheet	34 of 65




Compal Electronics, Inc.

LA-F115P


Rev 0.1

Sheet 34 of 65


**Main Func = LAN**




**+LAN\_VDD33 Rising time (10%~90%) need >0.5mS and <100mS.**




**LAN Chip (10/100/1000M & 10/100M co-layout)**




**LAN TransFormer (10/100/1000M & 10/100M co-layout)**



	1.0V Source	RL1	CL15	CL18	CL19	CL20	CL8
<b>RTL8111H-CG</b> RTL8111G-CGT (71.08111.U03)	LDO	O	O	O	O	O	X
<b>RTL8106E-CG</b> (071.08106.0.003)	LDO	X	X	X	X	X	O




**+5VS/+3VS for System**




**+3VALW\_PCH for System  
+1.2V\_DDR TO +1.2V\_VCCSFR\_OC**

NON-DSX (LOKI)  
DSX (LOKI-L)



Security Classification	Compal Secret Data			Title <b>DC/DC</b>	
Issued Date	2016/12/01	Deciphered Date	2017/12/01		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 0.1
Date: Friday, July 28, 2017					Sheet 36 of 65








NGFF Key M



- <10> PCIE\_CRX\_NVMMETX\_N9
- <10> PCIE\_CRX\_NVMMETX\_P9
- <10> PCIE\_CTX\_NVMMERX\_N9
- <10> PCIE\_CTX\_NVMMERX\_P9
- <10> PCIE\_CRX\_NVMMETX\_N10
- <10> PCIE\_CRX\_NVMMETX\_P10
- <10> PCIE\_CTX\_NVMMERX\_N10
- <10> PCIE\_CTX\_NVMMERX\_P10
- <10> PCIE\_CRX\_NVMMETX\_N11
- <10> PCIE\_CRX\_NVMMETX\_P11
- <10> PCIE\_CTX\_NVMMERX\_N11
- <10> PCIE\_CTX\_NVMMERX\_P11
- <10> PCIE\_CRX\_NVMMETX\_N12
- <10> PCIE\_CRX\_NVMMETX\_P12
- <10> PCIE\_CTX\_NVMMERX\_N12
- <10> PCIE\_CTX\_NVMMERX\_P12

PEDET	Module Type
0	SATA
1	PCIE


**Main Func = CCG4**



**Voltages for various platform on "CCG4\_ID 1" pin and "CCG4\_ID 2" pin**


#	Platform	Voltage on CCG4_ID_1	Voltage on CCG4_ID_2
1	Single Port - Intel - DDM support - Armani 13" & 14"	L0	L7
2	Single Port - Intel - DDM support - Kyloren	L0	L6
3	Single Port - Intel - DDM support - Miyake	L0	L5
4	Single Port - Intel - DDM support - Loki 13"	L0	L4
5	Single Port - Intel - DDM support - Loki 15" & 17" (Motherboard is same)	L0	L3
6	Single Port - Intel - DDM support - StarLord KBL - R	L0	L2
7	Single Port - AMD - DDM not supported - Loki 15" & 17" (Motherboard is same)	L4	L0

Voltage level	Voltage value
L0	0V
L1	3.3V
L2	3.3V/2
L3	3.3V/3
L4	3.3V/4
L5	3.3V/5
L6	3.3V/6
L7	3.3V/7








# Close to JUSBC1 <500mil



MUX_USB2_FILP	MUX_A_EN	MUX_B_EN	A0_OUT	B0_OUT
0	0	1	--	USB2
0	1	1	I2C	USB2
1	1	0	USB2	--
1	1	1	USB2	I2C




## 5V@3A



## Type-C 5V Provide Path Control







# Timing Diagram for S5 to S0 mode




Security Classification	Compal Secret Data	Time	Compal Electronics, Inc.
Revised Date	2016/12/01	Disciplined Date	2017/12/01
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL TRADE SECRETS AND OTHER PROPRIETARY INFORMATION OF DELL INC. (DELL). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NOTHING IN THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.</small>			<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL TRADE SECRETS AND OTHER PROPRIETARY INFORMATION FROM THE PROPERTY OF THE CUSTOMER (CUSTOMER) AND MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE CUSTOMER'S WRITTEN CONSENT.</small>
Doc No	LA-F115P	Rev	0.1
Date	2016/05/28/2017	Page	41 of 85

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRETS AND OTHER PROPRIETARY INFORMATION OF DELL INC. (DELL). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NOTHING IN THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




**Close Ball C2**



**RM1,CM1,CM2: close to UM1.F5**

**RM2,CM3,CM4: close to UM1.P3**




<6> EMMC_CLK	RM14	1	MMC@	2	10	0402	1%	EMMC_CLK_R	M6	CLK	NC	E17
<6> EMMC_CMD	RM15	1	MMC@	2	10	0402	1%	EMMC_CMD_H	M5	CLK	NC	E14
<6> EMMC_DATA0	RM16	1	MMC@	2	10	0402	1%	EMMC_D0_R	A3	CMD	NC	E14
<6> EMMC_DATA1	RM17	1	MMC@	2	10	0402	1%	EMMC_D1_R	A4	CMD	NC	E14
<6> EMMC_DATA2	RM18	1	MMC@	2	10	0402	1%	EMMC_D2_R	A5	DAT0	NC	F1
<6> EMMC_DATA3	RM19	1	MMC@	2	10	0402	1%	EMMC_D3_R	B2	DAT1	NC	F2
<6> EMMC_DATA4	RM20	1	MMC@	2	10	0402	1%	EMMC_D4_R	B3	DAT2	NC	F3
<6> EMMC_DATA5	RM21	1	MMC@	2	10	0402	1%	EMMC_D5_R	B4	DAT3	NC	F12
<6> EMMC_DATA6	RM22	1	MMC@	2	10	0402	1%	EMMC_D6_R	B5	DAT4	NC	F13
<6> EMMC_DATA7	RM23	1	MMC@	2	10	0402	1%	EMMC_D7_R	B6	DAT5	NC	F14
										DAT6	NC	G1
										DAT7	NC	G2
											NC	G12
											NC	G13
											NC	G14
											NC	H1
											NC	H2
											NC	H3
											NC	H4
											NC	H5
											NC	H6
											NC	H7
											NC	H8
											NC	H9
											NC	H10
											NC	H11
											NC	H12
											NC	H13
											NC	H14
											NC	H15
											NC	J1
											NC	J2
											NC	J3
											NC	J4
											NC	J5
											NC	J6
											NC	J7
											NC	J8
											NC	J9
											NC	J10
											NC	J11
											NC	J12
											NC	J13
											NC	J14
											NC	K1
											NC	K2
											NC	K3
											NC	K4
											NC	K5
											NC	K6
											NC	K7
											NC	K8
											NC	K9
											NC	K10
											NC	K11
											NC	K12
											NC	K13
											NC	K14
											NC	L1
											NC	L2
											NC	L3
											NC	L4
											NC	L5
											NC	L6
											NC	L7
											NC	L8
											NC	L9
											NC	L10
											NC	L11
											NC	L12
											NC	L13
											NC	L14
											NC	M1
											NC	M2
											NC	M3
											NC	M4
											NC	M5
											NC	M6
											NC	M7
											NC	M8
											NC	M9
											NC	M10
											NC	M11
											NC	M12
											NC	M13
											NC	M14
											NC	N1
											NC	N2
											NC	N3
											NC	N4
											NC	N5
											NC	N6
											NC	N7
											NC	N8
											NC	N9
											NC	N10
											NC	N11
											NC	N12
											NC	N13
											NC	N14
											NC	P1
											NC	P2
											NC	P3
											NC	P4
											NC	P5
											NC	P6
											NC	P7
											NC	P8
											NC	P9
											NC	P10
											NC	P11
											NC	P12
											NC	P13
											NC	P14
											NC	P15

THGBMG8D4KBAR\_VFBGA153

Security Classification	Compal Secret Data		Title	<b>Compal Electronics, Inc.</b>	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Size Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Rev 0.1		
			Date:	Friday, July 28, 2017	Sheet 42 of 65


# +3V/+0.95V/+1.8V for GPU

Maximum Output Current 4A



250mA  
JP9  
Always Short

Maximum Output Current 6A






2300mA  
JP7  
Always Short

500mA  
JP8  
Always Short

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title <b>GPU Power</b>	
Size		Document Number		Rev	
		LA-F115P		0.1	
Date:		Friday, July 28, 2017		Sheet 43 of 65	

**Main Func = GPU**



- <10> PEG\_HTX\_C\_GRX\_P[0..3] PEG\_HTX\_C\_GRX\_P[0..3]
- <10> PEG\_HTX\_C\_GRX\_N[0..3] PEG\_HTX\_C\_GRX\_N[0..3]
- <10> PEG\_GTX\_C\_HRX\_P[0..3] PEG\_GTX\_C\_HRX\_P[0..3]
- <10> PEG\_GTX\_C\_HRX\_N[0..3] PEG\_GTX\_C\_HRX\_N[0..3]





**GPU R1/R3**

UV1 SA0000B1W0L M2\_50@  
S IC 216-0889004 A0 R17M-M2-50 FCBGA 0FD

UV1 SA0000B1W1L M2\_50\_R3@  
S IC 216-0889004 A0 R17M-M2-50 WESTON XT BGA 631P GPU A31 !



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title
				MESO_(1/5)_PCIE/DP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-F115P
				Rev
				0.1
				Date
				Friday, July 28, 2017
				Sheet
				44 of 65




**Resistor Divider Lookup Table**  
0402 1% resistors are required

R_pu (ohm)	R_pd (ohm)	Bitd [3:1]
NC	4.75k	000
8.45k	2k	001
4.53k	2k	010
6.98k	4.99k	011
4.53k	4.99k	100
3.24k	5.62k	101
3.4k	10k	110
4.75k	NC	111

**Capacitor Divider Lookup Table**

Cap (nF)	Bitd [5:4]
680nF	00
82nF	01
10nF	10
NC	11



Strap Name :

PS_0[1]	ROM_CONFIG[0]
PS_0[2]	ROM_CONFIG[1]
PS_0[3]	ROM_CONFIG[2]
PS_0[4]	N/A
PS_0[5]	AUD_PORT_CONN_PINSTRAP[0]

Strap Name :

PS_1[1]	STRAP_BIF_GENB_EN_A
PS_1[2]	TRAP_BIF_CLK_PM_EN
PS_1[3]	N/A
PS_1[4]	STRAP_TX_CFG_DRV_FULL_SWING
PS_1[5]	STRAP_TX_DEEMPH_EN











Strap Name :

PS_2[1]	N/A
PS_2[2]	N/A
PS_2[3]	STRAP_BIOS_ROM_EN
PS_2[4]	STRAP_BIF_VGA_DIS
PS_2[5]	N/A


Strap Name :

PS_3[1]	BOARD_CONFIG[0] (Memory ID)
PS_3[2]	BOARD_CONFIG[1] (Memory ID)
PS_3[3]	BOARD_CONFIG[2] (Memory ID)
PS_3[4]	AUD_PORT_CONN_PINSTRAP[1]
PS_3[5]	AUD_PORT_CONN_PINSTRAP[2]

VRAM Type  
Need reference  
X76 Schematic




M2-50 use +1.8v



**Boot-VID Code**

SVC	SVD	Voltage Selected (V)
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8




**Main Func = GPU**




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				MESO_(3/5)_Power/GND Size Document Number Date: Friday, July 28, 2017
				Rev 0.1 LA-F115P Sheet 46 of 65



# Main Func = GPU



Place close to GPU (within 25mm) and place component close to each other




Route 50ohms single-ended/100ohm diff and keep short debug only, for clock observation, if not need, DNI.

DDR5/DDR3		MEMORY INTERFACE	
M_DA0	K27	WCKA0_0/DQMA0_0	E30
M_DA1	J29	WCKA0_0/DQMA0_1	A21
M_DA2	H30	WCKA0_1/DQMA0_0	C21
M_DA3	H32	WCKA0B_1/DQMA0_3	E13
M_DA4	G29	WCKA1_0/DQMA1_0	D12
M_DA5	F28	WCKA1B_0/DQMA1_1	E3
M_DA6	F32	WCKA1_1/DQMA1_2	F4
M_DA7	F30	WCKA1B_1/DQMA1_3	H28
M_DA8	C30	EDCA0_0/QSA0_0	C27
M_DA9	F37	EDCA0_1/QSA0_1	A25
M_DA10	A28	EDCA0_2/QSA0_2	E19
M_DA11	C28	EDCA0_3/QSA0_3	E15
M_DA12	E27	EDCA1_0/QSA1_0	D10
M_DA13	G26	EDCA1_1/QSA1_1	D6
M_DA14	D26	EDCA1_2/QSA1_2	G5
M_DA15	F25	EDCA1_3/QSA1_3	H27
M_DA16	A25	EDCA1_0/QSA1_0	A27
M_DA17	C25	EDCA1_1/QSA1_1	C23
M_DA18	E25	EDCA1_2/QSA1_2	C19
M_DA19	D24	EDCA1_3/QSA1_3	C15
M_DA20	E23	EDCA1_0/QSA1_0	E9
M_DA21	F23	EDCA1_1/QSA1_1	H4
M_DA22	D22	EDCA1_2/QSA1_2	C5
M_DA23	F21	EDCA1_3/QSA1_3	H26
M_DA24	E21	EDCA1_0/QSA1_0	H25
M_DA25	D20	EDCA1_1/QSA1_1	G8
M_DA26	F19	EDCA1_2/QSA1_2	H9
M_DA27	A19	EDCA1_3/QSA1_3	G9
M_DA28	D18	EDCA1_0/QSA1_0	G22
M_DA29	E17	EDCA1_1/QSA1_1	G17
M_DA30	A17	EDCA1_2/QSA1_2	G19
M_DA31	C17	EDCA1_3/QSA1_3	G16
M_DA32	E17	EDCA1_0/QSA1_0	H22
M_DA33	D16	EDCA1_1/QSA1_1	J22
M_DA34	F15	EDCA1_2/QSA1_2	K13
M_DA35	A15	EDCA1_3/QSA1_3	K10
M_DA36	D14	EDCA1_0/QSA1_0	K12
M_DA37	F13	EDCA1_1/QSA1_1	J17
M_DA38	A13	EDCA1_2/QSA1_2	G25
M_DA39	C13	EDCA1_3/QSA1_3	H10
M_DA40	E11	EDCA1_0/QSA1_0	
M_DA41	A11	EDCA1_1/QSA1_1	
M_DA42	C11	EDCA1_2/QSA1_2	
M_DA43	F11	EDCA1_3/QSA1_3	
M_DA44	A9	EDCA1_0/QSA1_0	
M_DA45	C9	EDCA1_1/QSA1_1	
M_DA46	F9	EDCA1_2/QSA1_2	
M_DA47	D8	EDCA1_3/QSA1_3	
M_DA48	E7	EDCA1_0/QSA1_0	
M_DA49	A7	EDCA1_1/QSA1_1	
M_DA50	C7	EDCA1_2/QSA1_2	
M_DA51	F7	EDCA1_3/QSA1_3	
M_DA52	A5	EDCA1_0/QSA1_0	
M_DA53	E5	EDCA1_1/QSA1_1	
M_DA54	C3	EDCA1_2/QSA1_2	
M_DA55	E1	EDCA1_3/QSA1_3	
M_DA56	G7	EDCA1_0/QSA1_0	
M_DA57	G6	EDCA1_1/QSA1_1	
M_DA58	G1	EDCA1_2/QSA1_2	
M_DA59	G3	EDCA1_3/QSA1_3	
M_DA60	J6	EDCA1_0/QSA1_0	
M_DA61	J1	EDCA1_1/QSA1_1	
M_DA62	J3	EDCA1_2/QSA1_2	
M_DA63	J5	EDCA1_3/QSA1_3	
M_DA64	J7	EDCA1_0/QSA1_0	
M_DA65	J9	EDCA1_1/QSA1_1	
M_DA66	J11	EDCA1_2/QSA1_2	
M_DA67	J13	EDCA1_3/QSA1_3	
M_DA68	J15	EDCA1_0/QSA1_0	
M_DA69	J17	EDCA1_1/QSA1_1	
M_DA70	J19	EDCA1_2/QSA1_2	
M_DA71	J21	EDCA1_3/QSA1_3	
M_DA72	J23	EDCA1_0/QSA1_0	
M_DA73	J25	EDCA1_1/QSA1_1	
M_DA74	J27	EDCA1_2/QSA1_2	
M_DA75	J29	EDCA1_3/QSA1_3	
M_DA76	J31	EDCA1_0/QSA1_0	
M_DA77	J33	EDCA1_1/QSA1_1	
M_DA78	J35	EDCA1_2/QSA1_2	
M_DA79	J37	EDCA1_3/QSA1_3	
M_DA80	J39	EDCA1_0/QSA1_0	
M_DA81	J41	EDCA1_1/QSA1_1	
M_DA82	J43	EDCA1_2/QSA1_2	
M_DA83	J45	EDCA1_3/QSA1_3	
M_DA84	J47	EDCA1_0/QSA1_0	
M_DA85	J49	EDCA1_1/QSA1_1	
M_DA86	J51	EDCA1_2/QSA1_2	
M_DA87	J53	EDCA1_3/QSA1_3	
M_DA88	J55	EDCA1_0/QSA1_0	
M_DA89	J57	EDCA1_1/QSA1_1	
M_DA90	J59	EDCA1_2/QSA1_2	
M_DA91	J61	EDCA1_3/QSA1_3	
M_DA92	J63	EDCA1_0/QSA1_0	
M_DA93	J65	EDCA1_1/QSA1_1	
M_DA94	J67	EDCA1_2/QSA1_2	
M_DA95	J69	EDCA1_3/QSA1_3	
M_DA96	J71	EDCA1_0/QSA1_0	
M_DA97	J73	EDCA1_1/QSA1_1	
M_DA98	J75	EDCA1_2/QSA1_2	
M_DA99	J77	EDCA1_3/QSA1_3	
M_DA100	J79	EDCA1_0/QSA1_0	
M_DA101	J81	EDCA1_1/QSA1_1	
M_DA102	J83	EDCA1_2/QSA1_2	
M_DA103	J85	EDCA1_3/QSA1_3	
M_DA104	J87	EDCA1_0/QSA1_0	
M_DA105	J89	EDCA1_1/QSA1_1	
M_DA106	J91	EDCA1_2/QSA1_2	
M_DA107	J93	EDCA1_3/QSA1_3	
M_DA108	J95	EDCA1_0/QSA1_0	
M_DA109	J97	EDCA1_1/QSA1_1	
M_DA110	J99	EDCA1_2/QSA1_2	
M_DA111	J101	EDCA1_3/QSA1_3	
M_DA112	J103	EDCA1_0/QSA1_0	
M_DA113	J105	EDCA1_1/QSA1_1	
M_DA114	J107	EDCA1_2/QSA1_2	
M_DA115	J109	EDCA1_3/QSA1_3	
M_DA116	J111	EDCA1_0/QSA1_0	
M_DA117	J113	EDCA1_1/QSA1_1	
M_DA118	J115	EDCA1_2/QSA1_2	
M_DA119	J117	EDCA1_3/QSA1_3	
M_DA120	J119	EDCA1_0/QSA1_0	
M_DA121	J121	EDCA1_1/QSA1_1	
M_DA122	J123	EDCA1_2/QSA1_2	
M_DA123	J125	EDCA1_3/QSA1_3	
M_DA124	J127	EDCA1_0/QSA1_0	
M_DA125	J129	EDCA1_1/QSA1_1	
M_DA126	J131	EDCA1_2/QSA1_2	
M_DA127	J133	EDCA1_3/QSA1_3	
M_DA128	J135	EDCA1_0/QSA1_0	
M_DA129	J137	EDCA1_1/QSA1_1	
M_DA130	J139	EDCA1_2/QSA1_2	
M_DA131	J141	EDCA1_3/QSA1_3	
M_DA132	J143	EDCA1_0/QSA1_0	
M_DA133	J145	EDCA1_1/QSA1_1	
M_DA134	J147	EDCA1_2/QSA1_2	
M_DA135	J149	EDCA1_3/QSA1_3	
M_DA136	J151	EDCA1_0/QSA1_0	
M_DA137	J153	EDCA1_1/QSA1_1	
M_DA138	J155	EDCA1_2/QSA1_2	
M_DA139	J157	EDCA1_3/QSA1_3	
M_DA140	J159	EDCA1_0/QSA1_0	
M_DA141	J161	EDCA1_1/QSA1_1	
M_DA142	J163	EDCA1_2/QSA1_2	
M_DA143	J165	EDCA1_3/QSA1_3	
M_DA144	J167	EDCA1_0/QSA1_0	
M_DA145	J169	EDCA1_1/QSA1_1	
M_DA146	J171	EDCA1_2/QSA1_2	
M_DA147	J173	EDCA1_3/QSA1_3	
M_DA148	J175	EDCA1_0/QSA1_0	
M_DA149	J177	EDCA1_1/QSA1_1	
M_DA150	J179	EDCA1_2/QSA1_2	
M_DA151	J181	EDCA1_3/QSA1_3	
M_DA152	J183	EDCA1_0/QSA1_0	
M_DA153	J185	EDCA1_1/QSA1_1	
M_DA154	J187	EDCA1_2/QSA1_2	
M_DA155	J189	EDCA1_3/QSA1_3	
M_DA156	J191	EDCA1_0/QSA1_0	
M_DA157	J193	EDCA1_1/QSA1_1	
M_DA158	J195	EDCA1_2/QSA1_2	
M_DA159	J197	EDCA1_3/QSA1_3	
M_DA160	J199	EDCA1_0/QSA1_0	
M_DA161	J201	EDCA1_1/QSA1_1	
M_DA162	J203	EDCA1_2/QSA1_2	
M_DA163	J205	EDCA1_3/QSA1_3	
M_DA164	J207	EDCA1_0/QSA1_0	
M_DA165	J209	EDCA1_1/QSA1_1	
M_DA166	J211	EDCA1_2/QSA1_2	
M_DA167	J213	EDCA1_3/QSA1_3	
M_DA168	J215	EDCA1_0/QSA1_0	
M_DA169	J217	EDCA1_1/QSA1_1	
M_DA170	J219	EDCA1_2/QSA1_2	
M_DA171	J221	EDCA1_3/QSA1_3	
M_DA172	J223	EDCA1_0/QSA1_0	
M_DA173	J225	EDCA1_1/QSA1_1	
M_DA174	J227	EDCA1_2/QSA1_2	
M_DA175	J229	EDCA1_3/QSA1_3	
M_DA176	J231	EDCA1_0/QSA1_0	
M_DA177	J233	EDCA1_1/QSA1_1	
M_DA178	J235	EDCA1_2/QSA1_2	
M_DA179	J237	EDCA1_3/QSA1_3	
M_DA180	J239	EDCA1_0/QSA1_0	
M_DA181	J241	EDCA1_1/QSA1_1	
M_DA182	J243	EDCA1_2/QSA1_2	
M_DA183	J245	EDCA1_3/QSA1_3	
M_DA184	J247	EDCA1_0/QSA1_0	
M_DA185	J249	EDCA1_1/QSA1_1	
M_DA186	J251	EDCA1_2/QSA1_2	
M_DA187	J253	EDCA1_3/QSA1_3	
M_DA188	J255	EDCA1_0/QSA1_0	
M_DA189	J257	EDCA1_1/QSA1_1	
M_DA190	J259	EDCA1_2/QSA1_2	
M_DA191	J261	EDCA1_3/QSA1_3	
M_DA192	J263	EDCA1_0/QSA1_0	
M_DA193	J265	EDCA1_1/QSA1_1	
M_DA194	J267	EDCA1_2/QSA1_2	
M_DA195	J269	EDCA1_3/QSA1_3	
M_DA196	J271	EDCA1_0/QSA1_0	
M_DA197	J273	EDCA1_1/QSA1_1	
M_DA198	J275	EDCA1_2/QSA1_2	
M_DA199	J277	EDCA1_3/QSA1_3	
M_DA200	J279	EDCA1_0/QSA1_0	
M_DA201	J281	EDCA1_1/QSA1_1	
M_DA202	J283	EDCA1_2/QSA1_2	
M_DA203	J285	EDCA1_3/QSA1_3	
M_DA204	J287	EDCA1_0/QSA1_0	
M_DA205	J289	EDCA1_1/QSA1_1	
M_DA206	J291	EDCA1_2/QSA1_2	
M_DA207	J293	EDCA1_3/QSA1_3	
M_DA208	J295	EDCA1_0/QSA1_0	
M_DA209	J297	EDCA1_1/QSA1_1	
M_DA210	J299	EDCA1_2/QSA1_2	
M_DA211	J301	EDCA1_3/QSA1_3	
M_DA212	J303	EDCA1_0/QSA1_0	
M_DA213	J305	EDCA1_1/QSA1_1	
M_DA214	J307	EDCA1_2/QSA1_2	
M_DA215	J309	EDCA1_3/QSA1_3	
M_DA216	J311	EDCA1_0/QSA1_0	
M_DA217	J313	EDCA1_1/QSA1_1	
M_DA218	J315	EDCA1_2/QSA1_2	
M_DA219	J317	EDCA1_3/QSA1_3	
M_DA220	J319	EDCA1_0/QSA1_0	
M_DA221	J321	EDCA1_1/QSA1_1	
M_DA222	J323	EDCA1_2/QSA1_2	
M_DA223	J325	EDCA1_3/QSA1_3	
M_DA224	J327	EDCA1_0/QSA1_0	
M_DA225	J329	EDCA1_1/QSA1_1	
M_DA226	J331	EDCA1_2/QSA1_2	
M_DA227	J333	EDCA1_3/QSA1_3	
M_DA228	J335	EDCA1_0/QSA1_0	
M_DA229	J337	EDCA1_1/QSA1_1	
M_DA230	J339	EDCA1_2/QSA1_2	
M_DA231	J341	EDCA1_3/QSA1_3	
M_DA232	J343	EDCA1_0/QSA1_0	
M_DA233	J345	EDCA1_1/QSA1_1	
M_DA234	J347	EDCA1_2/QSA1_2	
M_DA235	J349	EDCA1_3/QSA1_3	
M_DA236	J351	EDCA1_0/QSA1_0	
M_DA237	J353	EDCA1_1/QSA1_1	
M_DA238	J355	EDCA1_2/QSA1_2	
M_DA239	J357	EDCA1_3/QSA1_3	
M_DA240	J359	EDCA1_0/QSA1_0	
M_DA241	J361	EDCA1_1/QSA1_1	
M_DA242	J363	EDCA1_2/QSA1_2	
M_DA243	J365	EDCA1_3/QSA1_3	
M_DA244	J367	EDCA1_0/QSA1_0	
M_DA245	J369	EDCA1_1/QSA1_1	
M_DA246	J371	EDCA1_2/QSA1_2	
M_DA247	J373	EDCA1_3/QSA1_3	
M_DA248	J375	EDCA1_0/QSA1_0	
M_DA249	J377	EDCA1_1/QSA1_1	
M_DA250	J379	EDCA1_2/QSA1_2	
M_DA251	J381	EDCA1_3/QSA1_3	
M_DA252	J383	EDCA1_0/QSA1_0	
M_DA253	J385	EDCA1_1/QSA1_1	
M_DA254	J387	EDCA1_2/QSA1_2	
M_DA255	J389	EDCA1_3/QSA1_3	
M_DA256	J391	EDCA1_0/QSA1_0	
M_DA257	J393	EDCA1_1/QSA1_1	
M_DA258	J395	EDCA1_2/QSA1_2	
M_DA259	J397	EDCA1_3/QSA1_3	
M_DA260	J399	EDCA1_0/QSA1_0	
M_DA261	J401	EDCA1_1/QSA1_1	
M_DA262	J403	EDCA1_2/QSA1_2	
M_DA263	J405	EDCA1_3/QSA1_3	
M_DA264	J407	EDCA1_0/QSA1_0	
M_DA265	J409	EDCA1_1/QSA1_1	
M_DA266	J411	EDCA1_2/QSA1_2	
M_DA267	J413	EDCA1_3/QSA1_3	
M_DA268	J415	EDCA1_0/QSA1_0	
M_DA269	J417	EDCA1_1/QSA1_1	
M_DA270	J419	EDCA1_2/QSA1_2	
M_DA271	J421	EDCA1_3/QSA1_3	
M_DA272	J423	EDCA1_0/QSA1_0	
M_DA273	J425	EDCA1_1/QSA1_1	
M_DA274	J427	EDCA1_2/QSA1_2	
M_DA275	J429	EDCA1_3/QSA1_3	
M_DA276	J431	EDCA1_0/QSA1_0	
M_DA277	J433	EDCA1_1/QSA1_1	
M_DA278	J435	EDCA1_2/QSA1	




**Main Func = GDDR5**



Security Classification	2016/12/01		Compal Secret Data	Deciphered Date	2017/12/01	Title		<b>Compal Electronics, Inc.</b>	
Issued Date	2016/12/01		Deciphered Date	2017/12/01		File		<b>MESO GDDR5 A0</b>	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	Document Number	Rev	
							<b>LA-F115P</b>	0.1	
						Date	Friday, July 28, 2017	Sheet	49 of 66

**Main Func = GDDR5**




Stitching Caps OPTION for MEM signals that have a change of reference plane voltage  
 Add stitching caps when required, one cap per three signals


Security Classification	Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	MESO GDDR5 A1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev	Date	
	LA-F115P	0.1	Friday, July 28, 2017	
			Sheet	50 of 66

## Power-Up/Down Sequence

1. All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/μs.
2. It is recommended that the 3.3-V rail ramp up first.
3. It is recommended that the 0.95-V rail reach at least 90% of its nominal value no later than 2 ms from the start of VDDC ramping up.
4. The power rails that are shared with other components on the system should be gated for the dGPU so that when the dGPU is powered down (for example AMD PowerXpress? idle state), all the power rails are removed from the dGPU. The gate circuits must meet the slew rate requirement (such as 7 50 mV/μs).
5. VDDC and VDD\_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD\_CT starts to ramp up (or vice versa).
6. For power down, reversing the ramp-up sequence is recommended.




### samsung 4G




### Hynix 4G




### Micron 4G



### samsung 2G



### Hynix 2G



### Micron 2G






Table 3-21 Resistor Divider Lookup T.

R <sub>pu</sub> (Ω)	R <sub>pd</sub> (Ω)	Bits [3:1]
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111

**Note:** 0402 1% resistors are required.

### For AMD R17M-M2-50 VRAM Only

Memory ID	4Gb R3 P/N	Vendor	Configuration	Size
000	SA00009TT1L	SAMSUNG	S IC D5 128M32 K4G41325FE-HC28 FBGA A31!	2GB
110	SA00008HQ1L	Hynix	S IC D5 128M32/3G H5GC4H24AJR-R0C A31!	2GB
111	SA00009E31L	Micron	S IC D5 128M32 EDW4032BAGB-70-F-R A31!	2GB

Memory ID	8Gb R3 P/N	Vendor	Configuration	Size
000	SA000092D1L	SAMSUNG	S IC D5 256M32 K4G80325FB-HC28 FBGA A31!	4GB
110	SA00009U11L	Hynix	S IC D5 256M32 H5GC8H24MJR-R0C BGA A31!	4GB
111	SA00009TV1L	Micron	S IC D5 256M32 MT51J256M32HF-70:A A31!	4GB

*Version Change List (P. I. R. List)*


Security Classification	Compel Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>			<b>Compel Electronics, Inc.</b> <b>EE Change list</b>	
Doc#	Document Number		Rev	0.1
Issue	Issue Date		Sheet	02 of 05
	Issue Date		Issue Date	Issue Date





**Main Func = CHARGER**

<https://shop62935598.taobao.com>



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

**PWR\_CHARGER**

Security Classification	Compal Secret Data		
Issued Date	2016/12/01	Deciphered Date	2017/12/01
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>			Title Document Number Rev X00
Date:	Friday, July 28, 2017	Sheet	55 of 65

**Main Func = 3.3VALWP/5VALWP**

<https://shop62935598.taobao.com>




**3VALWP  
TDC 5 A  
Peak Current 7 A  
OCP Current 8.4 A**

**5VALWP  
TDC=7.56 A  
Peak Current 10.8 A  
OCP current 13 A**

Security Classification	Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	<b>Compal Electronics, Inc.</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>PWR 3.3VALWP/5VALWP</b>
Date: Friday, July 28, 2017			Document Number	Rev 0. (X00)
Sheet 56 of 65				



**Main Func = +1.2V\_DDR/+0.6V\_DDR\_VTT**




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title	<b>PWR +1.2V MEN/+0.6V DDR VTT</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number		Rev	X00
Date:	Friday, July 28, 2017	Sheet	57	of	65

**Main Func = +1VALWP**


<https://shop62935598.taobao.com>

**+1.0V\_PRIM**  
 TDC 7.6 A  
 Peak Current 10.8 A  
 OCP Current 12 A Fix by IC  
 TYP MAX  
 Choke DCR 11.0mohm , 12.0mohm




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
Size	C	Document Number		X00
Date:	Friday, July 28, 2017	Sheet	58	of 65

**Main Func = +1.8VALWP / +2.5VP**



**+1.8V\_PRIM**  
 TDC 1 A  
 Peak Current 1.3 A  
 OCP Current 3.5A fix by IC







**+2.5V**  
 TDC 0.45 A  
 Peak Current 0.57 A

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +1.8VALWP / +2.5VP Document Number Rev X00
Date:	Friday, July 28, 2017	Sheet	59	of 65




**Main Func = CPUcore IA/GT/SA**




Security Classification	Compal Secret Data		Rev
Issued Date	2016/12/01	Deciphered Date	2017/12/01
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>			Title: <b>PWR_CPUcore IA/GT/SA</b> Document Number: <b>1000</b> Date: Friday, July 28, 2017 Sheet: 61 of 65


**Main Func = CPU / VGA / SA MLCC**








**Total VCCORE Output Capacitor:**  
 3 X 330uF\_D2==>U42  
 2 X 220uF\_D2==>U22  
 32 X 22uF\_0603==>U42  
 20 X 22uF\_0603==>U22  
 30 X 1uF\_0201==>U42  
 35 X 1uF\_0201==>U22



**Total VCCGT Output Capacitor:**  
 1 X 220uF\_D2  
 35X 22uF\_0603\_X5R==>U22  
 33X 22uF\_0603\_X5R==>U42  
 4X0.47uF\_0201  
 9X 1uF\_0201



**Total VCCSA Output Capacitor:**  
 7 X 22uF\_0603  
 7 X 1uF\_0201




For VGACORE

Security Classification	Compal Secret Data		Title	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	<b>Compal Electronics, Inc.</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev X00
Date:	Friday, July 28, 2017	Sheet	62	of 65



**Main Func = +1.35VGPUP**



**+1.35VGPUP**  
 TDC 4.3 A  
 Peak Current 5.3 A  
 OCP Current 9 A Fix by IC  
 TYP MAX  
 Choke DCR 11.0mohm, 12.0mohm

+1.35VGPUP  
 +1.35V\_MEM\_GFX

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/12/01	Deciphered Date	2017/12/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev
				X00
Date:	Friday, July 28, 2017	Sheet	64	of 65



# Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P51	PWR	20160321	COMPAL			0.1 (X00)
2	P56	PWR	20160321	COMPAL			0.1 (X00)
3							
4							
5							
6							
7							
8							

Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>			
Issued Date	2015/12/22	Deciphered Date	2017/01/31	<b>Changed-List PWR History</b>			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number	Rev	X00	
				Date: Friday, July 28, 2017	Sheet	65	of